

---

# The ss\_pcd FPGA Configuration File

The `ss_pcd.bit` FPGA configuration file is firmware intended for the UI Xilinx on the PCI SS/GS main board when used with the LVDS/ RS-422 mezzanine boards. This document describes the connector pinout and registers that it defines. Information on the mezzanine board itself can be found in:

[PCI SS/GS LVDS / RS-422 User's Guide](http://www.edt.com/manuals/PCD/lvds-rs422.pdf) [www.edt.com/manuals/PCD/lvds-rs422.pdf](http://www.edt.com/manuals/PCD/lvds-rs422.pdf)

## Copyright, Trademarks, Disclaimer

The information in this document is subject to change without notice and does not represent a commitment on the part of Engineering Design Team, Inc. The software described in this document is furnished under a license agreement or nondisclosure agreement. The software may be used or copied only in accordance with the terms of the agreement.

Engineering Design Team, Inc. ("EDT"), makes no warranties, express or implied, including without limitation the implied warranties of merchantability and fitness for a particular purpose, regarding the software described in this document ("the software"). EDT does not warrant, guarantee, or make any representations regarding the use or the results of the use of the software in terms of its correctness, accuracy, reliability, currentness, or otherwise. The entire risk as to the results and performance of the software is assumed by you. The exclusion of implied warranties is not permitted by some jurisdictions. The above exclusion may not apply to you.

In no event will EDT, its directors, officers, employees, or agents be liable to you for any consequential, incidental, or indirect damages (including damages for loss of business profits, business interruption, loss of business information, and the like) arising out of the use or inability to use the software even if EDT has been advised of the possibility of such damages. Because some jurisdictions do not allow the exclusion or limitation of liability for consequential or incidental damages, the above limitations may not apply to you. EDT's liability to you for actual damages for any cause whatsoever, and regardless of the form of the action (whether in contract, tort [including negligence], product liability or otherwise), will be limited to \$50 (fifty U.S. dollars).

No part of this manual may be reproduced or transmitted in any form or by any means, electronic or mechanical, without the express written agreement of Engineering Design Team, Inc.

Copyright © 2007 Engineering Design Team, Inc. All rights reserved.

EDT and Engineering Design Team are trademarks of Engineering Design Team, Inc.

Xilinx is a registered trademark of Xilinx, Inc.

**February 27, 2007**

008-02777-00



a HEICO company

## Connector Pinouts

**Table 1** describes the connection from the PCI SS/GS board to the connector, with the LVDS / RS-422 mezzanine board, when loaded with with `ss_pcd.bit`.

The board uses a high-density 68-pin SCSI-type I/O connector (Tyco part number 787169-7), with a straight-shielded backshell (Tyco part number 750752-1). You can use a typical SCSI cable (Tyco part number 749621-7) if your equipment has a SCSI connector.

**NOTE** Do not connect your own circuits to the unused pins, as they may be internally connected.

**Table 1.** `ss_pcd.bit` Connector Pinout

Pin	Signal	Pin	Signal
1	TXT+	35	TXT-
2	DAT0+	36	DAT0-
3	DAT1+	37	DAT1-
4	DAT2+	38	DAT2-
5	DAT3+	39	DAT3-
6	DAT4+	40	DAT4-
7	DAT5+	41	DAT5-
8	DAT6+	42	DAT6-
9	DAT7+	43	DAT7-
10	DAT8+	44	DAT8-
11	DAT9+	45	DAT9-
12	STAT3+	46	STAT3-
13	DAT10+	47	DAT10-
14	DAT11+	48	DAT11-
15	DAT12+	49	DAT12-
16	DAT13+	50	DAT13-
17	FUNCT1+	51	FUNCT1-
18	FUNCT2+	52	FUNCT2-
19	DAT14+	53	DAT14-
20	DAT15+	54	DAT15-
21	SPARE0+	55	SPARE0-
22	STAT0+	56	STAT0-
23	FUNCT0+	57	FUNCT0-
24	spare	58	spare
25	DNR+	59	DNR-
26	IDV+	60	IDV-
27	STAT1+	61	STAT1-
28	STAT2+	62	STAT2-
29	RXT+	63	RXT-
30	FUNCT3+	64	FUNCT3-
31	SENDT+	65	SENDT-
32	ODV+	66	ODV-
33	BNR+	67	BNR-
34	ground	68	ground

---

## Registers

The following registers are implemented in the firmware `ss_pcd.bit`.

Applications can access the LVDS / RS-422 registers through the DMA library routines especially `edt_reg_read()` and `edt_reg_write()`, using the symbolic names listed under "Access" for each register.

The Direction Control registers (PCD\_DIRA and PCD\_DIRB) at addresses 0x06 and 0x07 are implemented but not used.

### Command Register

Size	8-bit
I/O	read-write
Address	0x00
Access	PCD_CMD

Bit	PCD_	Description
4–7	STAT_INT_EN	A value of one enables the corresponding STAT bit to cause an interrupt when it is asserted.
3	ENABLE	Set to one to enable the LVDS / RS-422 interface. This bit is set after the direction is chosen and typically after the first DMA buffer is ready. To reset direction or flags, toggle this bit.  To flush the DMA FIFOs, clear then set this bit.
2	DATA_INV	If this bit is set, the LVDS / RS-422 inverts the data.
1	FORCEBNR	A value of 1 indicates that the board is not ready.
0	SELRX	A value of 1 indicates that data is coming in to the LVDS / RS-422. A value of 0 indicates that data is going out from the LVDS / RS-422.

### Data Path Status Register

Size	8-bit
I/O	read-only
Address	0x01
Access	PCD_DATA_PATH_STAT

Bit	PCD_	Description
7	SP_IN	Reads the state of the spare input (pins 24 and 58).
6	INFFAFULL	If set, input FIFO is almost full.
4–5	INFFULL	If set, input FIFO is full.
3	OVERFLOW	This bit is asserted when the input FIFO is full and the IDV signal is high. Reset this bit with the ENABLE bit in the <a href="#">Command Register on page 3</a> .
2	UNDERFLOW	If the DNR signal is low and the ODV signal goes low because the output FIFO runs out of data, then this bit is asserted and remains so throughout the data transfer. Reset this bit with the ENABLE bit in the command register.
1		Reserved; always reads zero.
0	OF_NOT_EMP	If this bit is set, the output FIFO is not empty.

### Funcnt Register

Size	8-bit
I/O	read-write
Address	0x02
Access	PCD_FUNCNT

Bit	PCD_	Description
7	PLLCLK	Set to enable the PLL output clock to be used as the TXT clock. Clear to allow the output clock to be selected according to the SELRXT bit (bit 1) in the <a href="#">Interface Configuration Register</a> .
6–4		not used
0–3	FUNCNT	Sets the state of the user-definable FUNCNT outputs.

## Stat Register

Size	8-bit
I/O	read-only
Address	0x03
Access	PCD_STAT

Bit	PCD_	Description
7–4	STAT_INT	<p>Interrupt bits for the status bits. To cause a PCI Bus interrupt, use the EDT DMA library routine <code>edt_set_event_func</code>, which uses the following bits:</p> <p>If the following conditions are both true, then the corresponding bit of these four can be asserted to cause a PCI Bus interrupt:</p> <ul style="list-style-type: none"> <li>The device interrupt is enabled using the STAT_INT_ENA bit in the <a href="#">Stat Polarity Register</a>.</li> <li>The corresponding bit is asserted in the <a href="#">Command Register</a> (one of bits 7–4, named STAT_INT_EN).</li> </ul> <p>The PCI Bus interrupt is then caused when the corresponding STAT signal is asserted according to the polarity specified in the <a href="#">Stat Polarity Register</a>. To reset the interrupt, disable and re-enable the appropriate STAT_INT_EN bit in the <a href="#">Command Register</a>.</p>
3–0	STAT	The state of user-definable STAT input signals as last sampled by the RXT clock signal.

## Stat Polarity Register

Size	8-bit
I/O	read-write
Address	0x04
Access	PCD_STAT_POLARITY

Bit	PCD_	Description
7–5		not used
4	STAT_INT_ENA	Provides global enable or disable for all interrupt bits in <a href="#">Stat Register on page 5</a> , allowing the driver to disable and re-enable them in one operation, without altering the state of the Stat register. This bit is used mainly by the driver to disable the Stat interrupts to determine which other interrupts are pending. A value of 1 enables the interrupts.
3–0	POLARITY	<p>A value of 0 indicates that a change from 0 to 1 from one clock cycle to the next causes an interrupt in bits 7–4 of the <a href="#">Stat Register on page 5</a>, if the corresponding STAT_INT_EN bit is also enabled in the <a href="#">Command Register on page 3</a>.</p> <p>A value of 1 causes the same event when the STAT_INT bit changes from 1 to 0 from one clock cycle to the next.</p>

### Programmed I/O Low Register

Size	8-bit
I/O	read-write
Address	0x08
Access	PCD_PIO_OUTLOW

Bit	Description
-----	-------------

7–0	Outputs data on the low eight bits of the 16-bit word. First write the low eight bits you wish to output to this register, then write the high eight bits to <a href="#">Programmed I/O High Register</a> .
-----	---

### Programmed I/O High Register

Size	8-bit
I/O	read-write
Address	0x09
Access	PCD_PIO_OUTH

Bit	Description
-----	-------------

7–0	Outputs data on the high eight bits of the 16-bit word. First write the low eight bits you wish to output to the <a href="#">Programmed I/O Low Register</a> , then write the high eight bits to this register. When the byte is output, an ODV signal (Output Data Valid) is also output for one TXT clock cycle.
-----	--

## Interface Configuration Register

Size	8-bit
I/O	read-write
Address	0x0F
Access	PCD_CONFIG

Bit	PCD_	Description
7	SETIDV	Set input data valid. Always true. Used when data must be acquired on every clock cycle and no IDV is provided.
6	PIOEN	Enables programmed I/O. A value of 1 translates DMA channel buffers and enables the <a href="#">Programmed I/O Low Register</a> and the <a href="#">Programmed I/O High Register</a> . Write the desired 16-bit word, the low eight bits first to the <a href="#">Programmed I/O Low Register</a> , and then the high eight bits to the <a href="#">Programmed I/O High Register</a> . When the <a href="#">Programmed I/O High Register</a> is written to, the firmware generates an ODV pulse in mid-clock, to enable the device to latch the data.
5	SETDNR	Set this bit to stop transfer to the device, as if the device had set DNR.
4	DED	Disable output delay. If set, may cause ODV transitioning on DMA start and underflows.
3	SHORTSWAP	Set to 1 if the host computer writes the first 16-bit word on bits 16–31 of the PCI data bus (bigendian format) instead of bits 0–15 as defined in the PCI Bus specification. See <a href="#">Figure 1</a> for the details of data word structure.
2		not used
1	SELRXT	Set to use the RXT input clock as the output clock; clear to use the 40 MHz internal oscillator as the output clock. If PLLCLK (bit 7) is set in the <a href="#">Funct Register</a> , this bit is ignored.
0	BYTESWAP	A value of 1 swaps the order of bytes in a 16-bit word of data coming in from the data source. See <a href="#">Figure 1</a> for the details of data word structure.

[Figure 1](#) shows the structure of a 32-bit data word, with no swapping in effect. With SHORTSWAP set, short 0 appears before short 1. With BYTESWAP set, byte 2 appears before byte 3, and byte 0 before byte 1. With both set, byte 0 appears first, followed by byte 1, byte 2, and finally byte 3.

**Figure 1. Data Word Structure Without Swapping**

short 1																short 0															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
byte 3								byte 2								byte 1								byte 0							

### PLL Programming Register

Size	8-bit
I/O	read-write
Address	0x20
Access	EDT_SS_PLL_CTL
Comment	The program <code>set_ss_vco</code> uses this register to program the serial interface of the PLL.

Bit	Name	Description
7	PLL_SCLK	Connected to the PLL serial clock input.
6	PLL_DATA	Connected to the PLL serial data input.
5-4		not used
3-0	PLL_STROBE	Connected to the strobe inputs of the PLL .

### PLL Divider Register

Size	16-bit
I/O	read-only
Address	0x26, 0x27
Access	EDT_SS_PLL1_CLK,
Comment	The program <code>set_ss_vco</code> sets this register.

Bit	Description
15-0	Programmable post-scalar divider to set PLL frequency, used to achieve lower frequencies than those to which you can program the PLL directly. After this division, the clocks are divided by two to even the duty cycle.

### Output Data Valid Delay Register

Size	8-bit
I/O	read-write
Address	0x28
Access	ODV_DELAY

Bit	Description
7-0	Set the number of 8-bit words by which to delay output. The specified number of outgoing words accumulate in the FIFO, reducing or eliminating ODV transitioning on startup.

**Output State Machine Register**

Size	8-bit
I/O	read only
Address	0x29
Access	PCD_OUTPUT_STATE

---

<b>Bit</b>	<b>Description</b>
7–6	Not used; always read zero.
5–0	Reads the state of the PCD8 output state machine, for testing and debugging.

---