l . .
Home - Products | Sales | Support   Company | Press | Partners | Contact

Related Links

More General Products

Sales Information

Search EDT.com

 

PCI CDa

Data sheet

Software and Drivers
Documentation

210 MB per Second Configurable DMA Interface for PCI Local Bus Computers

Features

  • Transfer rate up to 210 megabytes per second (single channel), 70 megabits per second per channel (16 channels)
  • Integrated FIFOs
  • Implements a high-speed DMA channel between an external device and PCI local bus computer
  • RS422 or LVDS (EIA644) driver/receivers
  • 33 or 66 MHz clock speed, 3 or 5V PCI capable
  • 16-bit parallel or optional 16-channel DMA
  • 32-bit PCI; also works in a 64-bit slot
  • Customizable by a RAM-based programmable gate array
  • Synchronous protocol
  • Clock timing from DMA interface, user device, or both
  • Data rates up to maximum supported by host
  • Device drivers for Sun Solaris (Sparc or Intel platforms), Linux, and Windows
  • Single PCI local bus slot

Applications

  • Telemetry receivers
  • Simulation
  • Imaging devices
  • Scanners
  • Plotters
  • Device control
  • Research and development
  • General-purpose data acquisition

Description

The PCI CDa board provides one high-speed 16-bit parallel channel or an optional 16 synchronous serial channels between an external device and a PCI local bus computer (or optional 16-channel* synchronous serial interface). The device interface uses LVDS- or RS422-compatible driver/receivers connected to a field-programmable gate array (FPGA).

The PCI CDa uses direct memory access (DMA) and asynchronous I/O to achieve transfer rates to or from memory of up to 210 megabytes per second (observed). The hardware protocol is synchronous; that is, all data and control signals are sampled with a clock transmitted along with the data and control signals. This clock may be generated by the DMA interface or the user device or both. All signals are differential using LVDS (or optional RS422) specifications. The PCI CDa includes a versatile, straightforward protocol but optional customer-specific protocols may be developed.

* For 16-channel capability, the CDa must have an optional Xilinx XC2S600e installed and use the ssd16io bitfile.

 

. .
Engineering Design Team
1100 NW Compton Dr, Suite 306
Beaverton, OR 97006