l . .
Home - Products | Sales | Support   Company | Press | Partners | Contact

Related Links

PCI SS Main Board
PCI GS Main Board
PCIe8 LX Main Board
NEW SRXL2 Mezzanine

More Telemetry Products

Search EDT.com

 

SRXL Mezzanine

Data sheet / Specifications
SRXL Users Guide
Main Board Users Guide

Drivers and Software
Related documentation

Programmable L-Band and IF Radio Receiver

Features

  • Provides Software-Defined Radio directly into a PCI-Bus board
  • Simultaneous operation of complete L-Band and IF analog quadrature down converters
  • Programmable IF local oscillator at 1 MHz tuning resolution for frequencies between 65 and 225 MHz
  • Programmable L-Band local oscillator at 5 MHz tuning resolution for frequencies between 925 and 2175 MHz
  • 12-bit A/D conversion of L-Band and IF quadrature data (65 Mhz maximum sample rate)
  • Programmable DDS-based sample clock with 32-bit tuning resolution
  • Onboard TCXO 10 MHz reference clock or optional external reference input
  • User programmable Xilinx Spartan-3 XC3S1500 FPGA
  • Two GC4016 chips for up to eight channels of DDC
  • Connects to EDT PCI SS, PCI GS and PCIe8 LX main boards

Application

  • Satellite receiver, flexible data formats
  • Test and measurement equipment
  • Surveillance and spectrum monitoring

Description

The SRXL is a mezzanine board for the PCI SS, PCI GS, or PCIe8 LX main board, and provides software defined radio in a PCI or PCI Express platform. It accepts simultaneous RF inputs in the L-Band range of 925 to 2150 MHz and the IF ranges from 65 to 225 MHz. Each RF input is processed with a tunable quadrature down converter. The resulting baseband I and Q signals are low-pass filtered and digitized with 12-bit precision at programmable sample rates up to 65 MHz.

The resulting four channels of digital sample data are available as inputs to the Spartan-3 FPGA. The Spartan-3 is user-programmable to perform signal processing and/or serve as a configurable switch matrix to route data to the main board and two four-channel GC4016 digital down converter chips.

Additional user-configurable processing can be performed on the main board user interface Xilinx. The main board provides a flexible high-performance 32-bit 66 Mhz PCI (PCI SS/GS) or 8-lane PCI Express PCIe8 LX) DMA interface to host-computer memory and applications.

Requirements

A PCI SS, PCI GS or PCIe8 LX main board and a computer with Intel, AMD or SPARC processor, 66Mhz or faster PCI bus when used with the PCI SS or GS main board, or 8- or 16-Lane PCI Express when used with the PCIe8 LX. Will work in a 33Mhz PCI slot but max data throughput will be limited [more about bandwidth requirements].

. .
Engineering Design Team
1100 NW Compton Dr, Suite 306
Beaverton, OR 97006